For Loops in Verilog - Stack Overflow

for (i = 7; i >= 0; i = i - 1) begin if(W[i]) Y=3'di; end ... You can select bits using brackets . for (i = 7; i >= 0; i = i - 1) begin if(W[i]) Y = i[2:0]; end. But it isn't even ...

stackoverflow.com