For Loop - Verilog Example - Nandland: FPGA Design, VHDL and Verilog Examples, Tutorials, a

As can be seen in the example above, all the for loop does for synthesis is to expand replicated logic. It will essentially unwrap the entire loop and replace the loop with the expanded code. The signals r_Shift_With_For and r_Shift_Regular behave exactly

www.nandland.com