For Loop - VHDL Example - Nandland: FPGA Design, VHDL and Verilog Examples, Tutorials, a

As can be seen in the example above, all the for loop does for synthesis is to expand replicated logic. ...

www.nandland.com