FPGAs & Synthesizable Verilog - MIT Computer Science and Artificial Intelligence Laboratory |
Using an HDL description Using Verilog you can write an executable functional specification that • documents exact behavior of all the modules and their interfaces • can be tested & refined until it does what you want An HDL description is the first step
projects.csail.mit.edu |