Electrical Engineering Interview Questions/Review

Verilog Answer 1 Q: What is the difference between a Verilog task and a Verilog function? A: The following rules distinguish tasks from functions: A function shall execute in one simulation time unit; a task can contain time-controlling statements. A func

grumpytom.com