Disable block in verilog - VLSI Discussion Forum

Can u plz tell me how does a disable block work in verilog with a n eg. ... in order to continue with another iteration of a looping statement.

www.vlsibank.com