Digital VLSI Design with Verilog: A Textbook from Silicon ...

By comparison, in a verilog case statement, only specific values are allowed in the ... An if attempts equality matches on all logic states at once, including 'x ...

books.google.com.tw