Design of DDR3 SDRAM controller - International Journal of Electronics Engineering, journal of Compu

Design of DDR3 SDRAM controller ISSN 2277-1956 /V2N1-186-192 5) Arbiter and Data path logic- It determines the order in which requests are passed to the memory device. In our design the arbiter interacts with

www.ijecse.org