Delay in Verilog for Asics design which is synthesizable | Comp ...

2012年8月31日 - Can any help me for adding a simple delay of 10ns or more in verilog code which is synthesizable for asics design...... As 10ns etc are not ...

www.fpgarelated.com