Debugging OpenRisc software inside RTL simulation | Freedom Embedded

Using Icarus Verilog and a custom built GDB to debug software running inside a simulation of a OpenRisc System On Chip, thanks to the Verilog Procedural Interface. ... Hello, I ran command ‘svn co -r 239…’ as you wrote above, after this command appeared .

balau82.wordpress.com