DS office: 乘法器的Verilog程式碼

乘法器的Verilog程式碼 `define NUM_STATE_BITS 2 `define IDLE 2'b00 `define INIT 2'b01 `define COMPUTE1 2'b10 `define COMPUTE2 2'b11 module cl(clk); parameter TIME = 110000; output clk; reg clk; initial clk = 0; always #50 clk = ~clk; always @(posedge ...

f9303243.blogspot.com