DDR & DDR2 SDRAM Controller Compiler v9.0 User Guide

Appendix B. DDR SDRAM on the Nios Development Board, Cyclone II Edition Appendix C. HardCopy II Design Walkthrough ... layout represents the die as viewed from above. A byte group consists of four or eight DQ pins, a DM pin, and a DQS pin. 1 IP preset. ..

www.altera.com