Compilation error in importing VHDL Wrapper file for Verilog code ...

Now coming to the issue;i am facing problem in successfully importing VHDL wrapper file for a Verilog module,into LabVIEW FPGA using CLIP ...

www.google.com.tw