2.2 Structural Design with Gate Primitives and the Delay operator. Verilog defines some basic logic gates as part of the ...
www.verilogtutorial.info