Can i mix VHDL and verilog in my design? - Forum for Electronics

Hello everyone, Let say i have a IP block written in VHDL. I would like to use this IP block and interface through verilog. Is that possible?

www.edaboard.com