C-to-Verilog.com: High-Level Synthesis Using LLVM

Simple High-Level Synthesis –It is trivial to compile sequential C-like code to HDL –A state-machine can represent the original code –We can create a state for each 'opcode‘ –Example: case (state) ST0: begin A

llvm.org