Assignments

The syntax for continuous assignments is as follows: Syntax 5-1: ..... Verilog-XL cannot accelerate a continuous assignment to the following types of vector nets:.

www.eecis.udel.edu