Assign a synthesizable initial value to a reg in Verilog - Stack ...

I'm an FPGA noob trying to learn Verilog. How can I "assign" a value to a reg in an always block, either ...

stackoverflow.com