An Introduction to the ARM Cortex-M3 Processor

4 Figure 3. The Cortex-M3 processor systems without sacrificing the security of the The core pipeline has 3 stages: Instruction Fetch, Instruction Decode and Instruction Execute. When a branch instruction is encountered, the decode stage also includes a .

www.arm.com