A synthesizable delay generator instead of 'wait for' statement

2010年3月4日 - A simple delay routine,which is synthesizable, can be designed using the ... You can use the basic idea here to write a similar code in verilog.

vhdlguru.blogspot.com