A Brief Intro to Verilog - Computer Science and Engineering |

3 5 Ways To Use Verilog Structural Level Lower level Has all the details in it (which gates to use, etc) Is always synthesizable Functional Level Higher Level Easier to write Gate level, RTL level, high-level behavioral Not always synthesizable We’ll be s

cseweb.ucsd.edu