7:1 LVDS Video Interface - Lattice Semiconductor

7:1 LVDS video interface VHDL and Verilog source code and reference design for LatticeECP3, LatticeECP2/M and LatticeXP2 FPGA families. ... Design 2: Results for Video_Demo Test Date Family Language SLICEs LUTs Registers sysMEM EBRs sysDSP ...

www.latticesemi.com