4. Hot Socketing & Power-On Reset - FPGA CPLD and ASIC from Altera

4–6 Altera Corporation Cyclone II Device Handbook, Volume 1 February 2007 Power-On Reset Circuitry For Cyclone II devices, wake-up time consists of power-up, POR, configuration, and initialization. The device must properly go through all four stages to co

www.altera.com