2d arrays specification in verilog - Electrical Engineering Stack ...

2013年4月28日 - I am trying to define a 2d array in verilog but I don't understand them very well in the way they are assigned. What I mean is if I define an array like reg [6:0] array[7 :0].

electronics.stackexchange.com