12.5 Verilog and Logic Synthesis

A top-down design approach using Verilog begins with a single module at the top of the hierarchy to model the input and ... Synthesis tools ignore delay values.

www.google.com.tw