Notice that the Verilog wait statement does not look for an event or a change in the condition; instead it is ...
iroi.seu.edu.cn