0001124: break/continue statements to break out of loops ...

2005年12月4日 - like C. Currently, Verilog can do something similar with disable statements, but this ... continue Continues the next iteration of a loop statement

www.eda.org