Assigning entire array in verilog - Stack Overflow

2013年11月27日 - As @toolic has mentioned for loops are synthesizable. This is the case were it is perfectly fine as it can be statically unrolled. The inner loop may not ...

stackoverflow.com