Net and registers can be either single bit (scalar) or multiple bit (vectors). The following .... There are two forms of assignment statements in the Verilog language:.
www.google.com.tw