Procedural Statements And Control Flow Part-II - Asic-World

Named blocks in Verilog are allowed for begin and fork. ... 19 join_none 20 #10 $ finish; 21 end 22 23 always begin : THIRD_BLOCK 24 #1 clk = ~clk; ... The Verilog-2001 disable can also be used to break out of or continue a loop, but is more 

www.google.com.tw