Student's ARM7 clone disappears from Web :: OpenCores

ARM clone in the form of a synthesizable Verilog language description, designed by graduate student Shen ...

opencores.org